Last active 1 week ago

Disclaimer: I don't speak Verilog, actually I speak VHDL

No public forks