最后活跃于 1 个月前

Disclaimer: I don't speak Verilog, actually I speak VHDL

没有任何公开的派生